xilinx/ross-ai-assistant/segcfg-design-check

Claude Code and agent skill by xilinx/ross-ai-assistant

Trust tier 3
  • community
Source check pending

Checking that the SKILL.md file is still in the repository.

Run Segmented Configuration DRCs and pr_verify design verification checks. Use when validating a design for IO bank conflicts, clocking issues, DDRMC sharing violations, or when comparing routed checkpoints for PL reload compatibility.

Install

npx vskill@latest install xilinx/ross-ai-assistant/segcfg-design-check

SKILL.md

Guide the user through running Segmented Configuration DRCs and pr_verify, and generate the corresponding Tcl commands.

Instructions

  1. Read references/segmented-drcs.md for the full DRC list with error messages.

Read references/pr-verify-checks.md for pr_verify error codes and what they check.

  1. Ask the user which checks they need:
  • Interactive DRCs (post-synthesis): Validate IO banks, clocking, DDRMC resource sharing
  • pr_verify (post-route): Confirm NoC solution compatibility between a golden and variant design for PL reload
  1. For DRC checks, generate Tcl:

``tcl # Run all Segmented Configuration-specific DRCs on post-synthesis checkpoint report_drc -checks {SEGCONFIG-1 SEGCONFIG-2 SEGCONFIG-3 SEGCONFIG-4 SEGCONFIG-5 SEGCONFIG-6 SEGCONFIG-7} ``

  1. Explain each DRC and guidance on resolution:
DRCChecksResolution
SEGCONFIG-1Shared IO bank (boot + PLD use same bank)IO will not be reprogrammed on PL Reload; accept or move PL IO to a dedicated bank
SEGCONFIG-2Non-LVCMOS PLD port in a shared IO bankChange PLD port IOSTANDARD to LVCMOS
SEGCONFIG-3Clocking tile used by boot designMove clocking resources out of boot domain; typically should be in PLD
SEGCONFIG-4XPLL or CLK_PLL_AND_PHY tile shared by boot and PLDReorganize clock planning to dedicate tiles to one partition
SEGCONFIG-5Used master X5IO bank not in boot partition (Gen 2)Move master bank DDR connection to boot partition or leave unused
SEGCONFIG-6Reconfigurable pblock contains boot partition resourcesResize pblock: get_dfx_footprint -seg_config_boot shows boot tile footprint
SEGCONFIG-7DDRMC subsystem tile shared between boot and PLD partitionRedesign DDR connectivity to avoid cross-partition DDRMC subsystem sharing
  1. For pr_verify (PL Reload compatibility), generate Tcl:

``tcl # Compare golden (initial) design against a PL variant (additional) # The -initial DCP must be the golden design containing the superset of connectivity pr_verify -segcfg_only -initial <golden_design>_routed.dcp -additional <variant_design>_routed.dcp ``

  1. Explain key pr_verify error codes from the reference file:
  • HDPRVerify-01/02/03/37: Part, package, speed grade, and SEGMENTED_CONFIGURATION property must match
  • SegConfig-Validation-1/2: Same number of boot paths and endpoints required
  • SegConfig-Validation-3: Boot path settings (protocol, dest ID, slave addresses, TC values) must match
  • SegConfig-Validation-4: Boot path routing (location, virtual channel, physical routes) must match
  • SegConfig-Validation-10: PS/CPM-to-PL interface connections — PLD cannot add new connections
  • SegConfig-Validation-12: Boot partition NMU configurations — NSU addresses and IDs must match
  • SegConfig-Validation-13–16: All NoC sites in boot partition must match
  • SegConfig-Validation-17: PLD cannot add new connections from a boot-path NMU
  • SegConfig-Validation-18: PLD cannot add new IO to boot-partition banks
  • SegConfig-Validation-20: Boot NMU remap entries cannot be added in PLD designs
  1. If pr_verify fails with SegConfig-Validation-12, check that all NSU instances connected to boot NMUs have identical addresses and IDs between golden and variant designs. Use read_noc_solution to import the golden .ncr file before implementation.
  1. If pr_verify fails with SegConfig-Validation-18, check that the PLD design has not added new IO usages in banks included in the boot partition. These banks are used for DDRMC and are not reprogrammed with the PLD image, so adding new IOs here would cause runtime errors.
  • Read references/x5io-bank-sharing-debug.md for detailed diagnosing, guidance and resolving IO bank sharing issues in Segmented Configuration designs.
  1. Remind the user that pr_verify is required for all PL Reload use cases and must be run on post-route checkpoints.
  1. Examples of checks performed represented in below table:
Type of CheckConditions Required
Boot path endpointsThe same number of booth paths and end points are required
Boot path settings​Same endpoint type (master/slave)​, Same protocol used​, Same destination ID​, Same slave addresses​
Boot path routingSame endpoint location​, Same virtual channel​, Same physical routes
Boot path masters connections​The secondary PLD design cannot add new connection from a boot path NMU​
Boot partition IO usageThe secondary PLD design cannot add new IO to banks included in the boot partition.
Boot partition IO usageThese banks are used for DDRMC and are not reprogrammed with the PLD image

Security

  • Security scanPassed, 90 of 100Pattern checks on the skill's files.
  • Model reviewPassed

Quality evaluation

  • Task evaluationNot runNo evaluation yet. Run one in Skill Studio.

Source

Popularity

7-day trend score
0

Not refreshed yet.

Works with

Any agent vskill installs to: 56 targets in all. These 39 have a page on this site.

  • Claude Code
  • Cursor
  • GitHub Copilot
  • Windsurf
  • Codex
  • Gemini CLI
  • Cline
  • Amp
  • Roo Code
  • Goose
  • Continue
  • Kilo Code
  • Junie
  • Trae
  • OpenHands
  • Qwen Code
  • AI Agent
  • Tabnine Chat
  • Sourcegraph Cody
  • Amazon Q
  • Firebase Genkit
  • Sweep
  • Devin
  • Phind
  • Mentat
  • Claude Desktop
  • Aider
  • GPT Pilot
  • Plandex
  • bolt.new
  • v0
  • Replit Agent
  • Anse
  • TypingMind
  • BetterChatGPT
  • LibreChat
  • Warp AI
  • Pieces
  • Fig AI
Embed badge
vskill VERIFIED badge
[![vskill VERIFIED](https://verified-skill.com/api/v1/skills/xilinx/ross-ai-assistant/segcfg-design-check/badge)](https://verified-skill.com/skills/xilinx/ross-ai-assistant/segcfg-design-check)

Something wrong with this skill or its page? Tell us.